

## 75A, 30V, 0.009 Ohm, N-Channel, Logic Level UltraFET Power MOSFETs



These N-Channel power MOSFETs are manufactured using the innovative UltraFET™ process.

This advanced process technology achieves the lowest possible on-resistance per silicon area, resulting in outstanding performance. This device is capable of withstanding high energy in the avalanche mode and the diode exhibits very low reverse recovery time and stored charge. It was designed for use in applications where power efficiency is important, such as switching regulators, switching converters, motor drivers, relay drivers, low-voltage bus switches, and power management in portable and battery-operated products.

Formerly developmental type TA76137.

### Ordering Information


PART NUMBER	PACKAGE	BRAND
HUF76137P3	TO-220AB	76137P
HUF76137S3S	TO-263AB	76137S

NOTE: When ordering, use the entire part number. Add the suffix T to obtain the TO-263AB variant in tape and reel, e.g., HUF76137S3ST.

### Features


- Logic Level Gate Drive
- 75A, 30V
- Ultra Low On-Resistance,  $r_{DS(ON)} = 0.009\Omega$
- Temperature Compensating PSPICE™ Model
- Temperature Compensating SABER Model
- Thermal Impedance SPICE Model
- Thermal Impedance SABER Model
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- Related Literature
  - TB334, "Guidelines for Soldering Surface Mount Components to PC Boards"

### Symbol




### Packaging

JEDEC TO-220AB



JEDEC TO-263AB



# HUF76137P3, HUF76137S3S

## Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

		UNITS
Drain to Source Voltage (Note 1) . . . . .	$V_{DSS}$	30 V
Drain to Gate Voltage ( $R_{GS} = 20k\Omega$ ) (Note 1) . . . . .	$V_{DGR}$	30 V
Gate to Source Voltage . . . . .	$V_{GS}$	$\pm 16$ V
<b>Drain Current</b>		
Continuous ( $T_C = 25^\circ\text{C}$ , $V_{GS} = 10\text{V}$ ) (Figure 2) . . . . .	$I_D$	75 A
Continuous ( $T_C = 100^\circ\text{C}$ , $V_{GS} = 5\text{V}$ ) . . . . .	$I_D$	55 A
Continuous ( $T_C = 100^\circ\text{C}$ , $V_{GS} = 4.5\text{V}$ ) (Figure 2) . . . . .	$I_D$	52 A
Pulsed Drain Current . . . . .	$I_{DM}$	Figure 4
Pulsed Avalanche Rating . . . . .	$E_{AS}$	Figures 6, 17, 18
<b>Power Dissipation</b> . . . . .		
Derate Above $25^\circ\text{C}$ . . . . .	$P_D$	145 W 1.16 $\text{W}/^\circ\text{C}$
<b>Operating and Storage Temperature</b> . . . . .		
	$T_J, T_{STG}$	-40 to 150 $^\circ\text{C}$
<b>Maximum Temperature for Soldering</b>		
Leads at 0.063in (1.6mm) from Case for 10s . . . . .	$T_L$	300 $^\circ\text{C}$
Package Body for 10s, See Techbrief 334 . . . . .	$T_{pkg}$	260 $^\circ\text{C}$

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

**NOTE:**

1.  $T_J = 25^\circ\text{C}$  to  $150^\circ\text{C}$ .

## Electrical Specifications $T_A = 25^\circ\text{C}$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>OFF STATE SPECIFICATIONS</b>						
Drain to Source Breakdown Voltage	$BV_{DSS}$	$I_D = 250\mu\text{A}$ , $V_{GS} = 0\text{V}$ (Figure 12)	30	-	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 25\text{V}$ , $V_{GS} = 0\text{V}$	-	-	1	$\mu\text{A}$
		$V_{DS} = 25\text{V}$ , $V_{GS} = 0\text{V}$ , $T_C = 150^\circ\text{C}$	-	-	250	$\mu\text{A}$
Gate to Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 16\text{V}$	-	-	$\pm 100$	nA
<b>ON STATE SPECIFICATIONS</b>						
Gate to Source Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$ , $I_D = 250\mu\text{A}$ (Figure 11)	1	-	3	V
Drain to Source On Resistance	$r_{DS(ON)}$	$I_D = 75\text{A}$ , $V_{GS} = 10\text{V}$ (Figures 9, 10)	-	0.0075	0.009	$\Omega$
		$I_D = 55\text{A}$ , $V_{GS} = 5\text{V}$ (Figure 9)	-	0.010	0.0125	$\Omega$
		$I_D = 52\text{A}$ , $V_{GS} = 4.5\text{V}$ (Figure 9)	-	0.011	0.014	$\Omega$
<b>THERMAL SPECIFICATIONS</b>						
Thermal Resistance Junction to Case	$R_{\theta JC}$	(Figure 3)	-	-	0.86	$^\circ\text{C}/\text{W}$
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	TO-220 and TO-263	-	-	62	$^\circ\text{C}/\text{W}$
<b>SWITCHING SPECIFICATIONS (<math>V_{GS} = 4.5\text{V}</math>)</b>						
Turn-On Time	$t_{ON}$	$V_{DD} = 15\text{V}$ , $I_D \cong 52\text{A}$ , $R_L = 0.289\Omega$ , $V_{GS} = 4.5\text{V}$ , $R_{GS} = 5.1\Omega$ (Figures 15, 21, 22)	-	-	420	ns
Turn-On Delay Time	$t_{d(ON)}$		-	20	-	ns
Rise Time	$t_r$		-	260	-	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	28	-	ns
Fall Time	$t_f$		-	38	-	ns
Turn-Off Time	$t_{OFF}$		-	-	100	ns

# HUF76137P3, HUF76137S3S

## Electrical Specifications $T_A = 25^\circ\text{C}$ , Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
<b>SWITCHING SPECIFICATIONS</b> ( $V_{GS} = 10\text{V}$ )							
Turn-On Time	$t_{ON}$	$V_{DD} = 15\text{V}$ , $I_D \cong 75\text{A}$ , $R_L = 0.20\Omega$ , $V_{GS} = 10\text{V}$ , $R_{GS} = 5.6\Omega$ (Figures 16, 21, 22)	-	-	225	ns	
Turn-On Delay Time	$t_{d(ON)}$		-	10	-	ns	
Rise Time	$t_r$		-	140	-	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	45	-	ns	
Fall Time	$t_f$		-	35	-	ns	
Turn-Off Time	$t_{OFF}$		-	-	120	ns	
<b>GATE CHARGE SPECIFICATIONS</b>							
Total Gate Charge	$Q_{g(TOT)}$	$V_{GS} = 0\text{V to } 10\text{V}$	$V_{DD} = 15\text{V}$ , $I_D \cong 55\text{A}$ , $R_L = 0.273\Omega$ $I_{g(REF)} = 1.0\text{mA}$ (Figures 14, 19, 20)	-	55	72	nC
Gate Charge at 5V	$Q_{g(5)}$	$V_{GS} = 0\text{V to } 5\text{V}$		-	31	40	nC
Threshold Gate Charge	$Q_{g(TH)}$	$V_{GS} = 0\text{V to } 1\text{V}$		-	2.2	2.9	nC
Gate to Source Gate Charge	$Q_{gs}$			-	6.00	-	nC
Gate to Drain "Miller" Charge	$Q_{gd}$			-	15.50	-	nC
<b>CAPACITANCE SPECIFICATIONS</b>							
Input Capacitance	$C_{ISS}$	$V_{DS} = 25\text{V}$ , $V_{GS} = 0\text{V}$ , $f = 1\text{MHz}$ (Figure 13)	-	2100	-	pF	
Output Capacitance	$C_{OSS}$		-	1050	-	pF	
Reverse Transfer Capacitance	$C_{RSS}$		-	225	-	pF	

## Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	$V_{SD}$	$I_{SD} = 55\text{A}$	-	-	1.25	V
Reverse Recovery Time	$t_{rr}$	$I_{SD} = 55\text{A}$ , $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	-	77	ns
Reverse Recovered Charge	$Q_{RR}$	$I_{SD} = 55\text{A}$ , $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	-	143	nC

## Typical Performance Curves




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. PEAK CURRENT CAPABILITY





FIGURE 5. FORWARD BIAS SAFE OPERATING AREA



NOTE: Refer to Intersil Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY

Typical Performance Curves (Continued)




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 8. SATURATION CHARACTERISTICS




FIGURE 9. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 10. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 11. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 12. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

Typical Performance Curves (Continued)





FIGURE 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260.

FIGURE 14. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT




FIGURE 15. SWITCHING TIME vs GATE RESISTANCE




FIGURE 16. SWITCHING TIME vs GATE RESISTANCE

Test Circuits and Waveforms




FIGURE 17. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 18. UNCLAMPED ENERGY WAVEFORMS

Test Circuits and Waveforms (Continued)




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS




FIGURE 21. SWITCHING TIME TEST CIRCUIT




FIGURE 22. SWITCHING TIME WAVEFORM

**PSPICE Electrical Model**

SUBCKT HUF76137 2 1 3 ; REV May 1998

CA 12 8 3.1e-9  
 CB 15 14 3.1e-9  
 CIN 6 8 1.88e-9

DBODY 7 5 DBODYMOD  
 DBREAK 5 11 DBREAKMOD  
 DPLCAP 10 5 DPLCAPMOD

EBREAK 11 7 17 18 33.7  
 EDS 14 8 5 8 1  
 EGS 13 8 6 8 1  
 ESG 6 10 6 8 1  
 EVTHRES 6 21 19 8 1  
 EVTEMP 20 6 18 22 1

IT 8 17 1

LDRAIN 2 5 1e-9  
 LGATE 1 9 6.73e-9  
 LSOURCE 3 7 2.63e-9

MMED 16 6 8 8 MMEDMOD  
 MSTRO 16 6 8 8 MSTROMOD  
 MWEAK 16 21 8 8 MWEAKMOD

RBREAK 17 18 RBREAKMOD 1  
 RDRAIN 50 16 RDRAINMOD 1.2e-3  
 RGATE 9 20 1  
 RLDRAIN 2 5 10  
 RLGATE 1 9 67.3  
 RLSOURCE 3 7 26.3  
 RSLC1 5 51 RSLCMOD 1e-6  
 RSLC2 5 50 1e3  
 RSOURCE 8 7 RSOURCEMOD 5.1e-3  
 RVTHRES 22 8 RVTHRESMOD 1  
 RVTEMP 18 19 RVTEMPMOD 1

S1A 6 12 13 8 S1AMOD  
 S1B 13 12 13 8 S1BMOD  
 S2A 6 15 14 13 S2AMOD  
 S2B 13 15 14 13 S2BMOD

VBAT 22 19 DC 1


ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))\*(PWR(V(5,51)/(1e-6\*500),4))}

.MODEL DBODYMOD D (IS = 2.5e-12 IKF = 4 RS = 3.65e-3 TRS1 = 3e-4 TRS2 = 6e-6 CJO = 3.1e-9 TT = 9e-8 M = 4e-1 XTI = 5.2)  
 .MODEL DBREAKMOD D (RS = 1.25e-2 TRS1 = 3e-3 TRS2 = -3.5e-5 IKF = 10)  
 .MODEL DPLCAPMOD D (CJO = 2.5e-9 IS = 1e-30 N = 10 M = 7.5e-1)  
 .MODEL MMEDMOD NMOS (VTO = 1.73 KP = 2 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 1)  
 .MODEL MSTROMOD NMOS (VTO = 2.08 KP = 130 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u)  
 .MODEL MWEAKMOD NMOS (VTO = 1.38 KP = 1e-2 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 10 RS = 1e-1)  
 .MODEL RBREAKMOD RES (TC1 = 1e-3 TC2 = -1e-9)  
 .MODEL RDRAINMOD RES (TC1 = 1.1e-2 TC2 = 1e-5)  
 .MODEL RSLCMOD RES (TC1 = 7e-3 TC2 = -7e-9)  
 .MODEL RSOURCEMOD RES (TC1 = 1e-3 TC2 = 8e-6)  
 .MODEL RVTHRESMOD RES (TC1 = -1.8e-3 TC2 = -1e-5)  
 .MODEL RVTEMPMOD RES (TC1 = -1.65e-3 TC2 = -1e-6)

.MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -6.5 VOFF = -0.5)  
 .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -0.5 VOFF = -6.5)  
 .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -1.5 VOFF = 0.5)  
 .MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.5 VOFF = -1.5)

.ENDS

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.





**SABER Electrical Model**

nom temp=25 deg c 30v LL Ultrafet

REV May1998

template huf76137 n2,n1,n3

electrical n2,n1,n3

```
{
var i iscl
d..model dbodymod = (is=2.5e-12,xti=5.2,cjo=3.1e-9,tt=9e-8,m=4e-1)
d..model dbreakmod = ()
d..model dplcapmod = (cjo=2.5e-9,is=1e-30,n=10,m=7.5e-1)
m..model mmedmod = (type=_n,vto=1.73,kp=2,is=1e-30,tox=1)
m..model mstrongmod = (type=_n,vto=2.08,kp=130,is=1e-30,tox=1)
m..model mweakmod = (type=_n,vto=1.38,kp=1e-2,is=1e-30,tox=1)
sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-6.5,voff=-0.5)
sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-0.5,voff=-6.5)
sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-1.5,voff=0.5)
sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0.5,voff=-1.5)
```

```
c.ca n12 n8 = 3.1e-9
c.cb n15 n14 = 3.1e-9
c.cin n6 n8 = 1.88e-9
```

```
d.dbody n7 n71 = model=dbodymod
d.dbreak n72 n11 = model=dbreakmod
d.dplcap n10 n5 = model=dplcapmod
```

```
i.it n8 n17 = 1
```

```
l.ldrain n2 n5 = 1e-9
l.lgate n1 n9 = 6.73e-9
l.lsource n3 n7 = 26.3e-9
```

```
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
```


```
res.rbreak n17 n18 = 1, tc1=1e-3,tc2=-1e-9
res.rbody n71 n5 =3.65e-3, tc1=3e-4, tc2=6e-6
res.rdbreak n72 n5 =1.25e-2, tc1=3e-3, tc2=-3.5e-5
res.rdrain n50 n16 = 1.2e-3, tc1=1.1e-2,tc2=1e-5
res.rgate n9 n20 = 1
res.rldrain n2 n5 = 10
res.rlgate n1 n9 = 67.3
res.rlsource n3 n7 = 26.3
res.rslc1 n5 n51 = 1e-6, tc1=7e-3,tc2=-7e-9
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 5.1e-3, tc1=e-3,tc2=8e-6
res.rvtemp n18 n19 = 1, tc1=-1.8e-3,tc2=-1e-5
res.rvthres n22 n8 = 1, tc1=-1.65e-3,tc2=-1e-6
```

```
spe.ebreak n11 n7 n17 n18 = 33.7
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
spe.evthres n6 n21 n19 n8 = 1
```

```
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
```

```
v.vbat n22 n19 = dc=1
```

```
equations {
i (n51->n50) +=iscl
iscl: v(n51,n50) = (((v(n5,n51))/(1e-9+abs(v(n5,n51)))))*((abs(v(n5,n51))*1e6/500)** 4))
}
}
```



## SPICE Thermal Model

REV May 1998

HUF76137

CTHERM1 th 6 1.0e-6  
 CTHERM2 6 5 2.0e-6  
 CTHERM3 5 4 6.0e-3  
 CTHERM4 4 3 9.5e-3  
 CTHERM5 3 2 3.0e-2  
 CTHERM6 2 tl 1.8

RTHERM1 th 6 1.0e-4  
 RTHERM2 6 5 1.4e-3  
 RTHERM3 5 4 2.9e-2  
 RTHERM4 4 3 1.8e-1  
 RTHERM5 3 2 2.6e-1  
 RTHERM6 2 tl 4.0e-2


## SABER Thermal Model

Saber thermal model HUF76137

template thermal\_model th tl  
 thermal\_c th, tl

```
{
ctherm.ctherm1 th 6 = 1.0e-6
ctherm.ctherm2 6 5 = 2.0e-6
ctherm.ctherm3 5 4 = 6.0e-3
ctherm.ctherm4 4 3 = 9.5e-3
ctherm.ctherm5 3 2 = 3.0e-1
ctherm.ctherm6 2 tl = 1.8
```

```
rtherm.rtherm1 th 6 = 1.0e-4
rtherm.rtherm2 6 5 = 1.4e-3
rtherm.rtherm3 5 4 = 2.9e-2
rtherm.rtherm4 4 3 = 1.8e-1
rtherm.rtherm5 3 2 = 2.6e-1
rtherm.rtherm6 2 tl = 4.0e-2
}
```



All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

*Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>